We compare our RNS approach to fixed-point implementations of DFI and p-DFIIt.
I. INTRODUCTION
The use of Residue Number Systems (RNS) [2] in digital signal processing has been widely studied [3] . The carry free and parallelism properties of this number system make it adapted to digital signal processing applications, where most of computations are additions and multiplications. Thus, many Finite Impulse Response filter designs (FIR) using RNS have been proposed [4] , [5] .
However, Infinite Impulse Response (IIR) filters are more representative of classical signal processing and are widely used in control applications. They are generally smaller but require to scale intermediate values during the processing. Equivalent forms of IIR filter having different precision re quirements can be designed [1] , [6] .
In this paper a comparison of two forms of recursive filter and their implementation using fixed-point arithmetic and residue number system is presented. We describe in section II the two forms chosen for this comparison. The residue numbers system and details on the scaling operation are developed in section III. The implementation of an example is detailed in section IV.
II. P DIRECT FORM II TR ANSPOSED
An IIR filter is defined by its transfer function h . z I-t bo + b l z-l + ... + b n _ l z-n + l + b n z-n (1) . 1 + a l z-l + ... + a n _ lZ -n + l + a n z-n that describes its signal processing characteristics (specially the argument and the magnitude of h (e j w) with W E [0,271']) and the input-output relationship, since Y(z) = h (z)U(z), where Y and U are the Z-transform of the output y( k) and input u(k), respectively. The z-l operator describes the time shift operator (delay).
Transposed in time-domain, the output of such a filter is computed linearly from the input by the following equation (called Direct Form I (DFI» :
i=O i=l
But some other algorithms (or realizations) can also be used. State-space filters and their cascade and parallel decomposi tions are often used. It is very interesting to notice that the Finite Word-Length (FWL) effects are strongly dependant on the realization cho sen. Some criteria have been developed to evaluate the round off noise power [7] and how much the transfer function and the poles are modified by the quantization of the coefficients [8] , [6] . The optimal realization problem consists then in finding the realization that minimizes these FWL effects. Li and Hao [9] , [10], [1] have presented a new sparse structure called rho-Direct Form II transposed (pDFIIt). This is a generalization of the transposed direct-form II structure where the conventional time-shift operation (x(k) -+ x(k+l» is changed in new operators p. It is a sparse realization (with 3n + 1 parameters where n is the order of the controller), leading so to an economic (few computations) implementation that could be very numerically efficient. As we will see later, this realization has n extra degrees of freedom that can be used to find an optimal realization. h (z) = 13 0 + !3l{!l l (z) + ... + !3n -l{!;;:� l ( Z) + !3n{!;; l (z)
and to use a classical transposed Direct Form II (see Figure 1 ), where each operator pi l is implemented as shown in Figure  2 (the ((!i l ) are obtained by cascading the (pi l ) . The (ai) and ( !3i) can be directly computed from the (ai), (bi), b i) and ( .6.i) (see [9] for details).
The b i) l<i<n and (.6.i) l<i<n are parameters that can be freely chosen.-They are used-to minimize the L2 transfer 978-1-61284-857-0/11/$26.00 ©2011 IEEE function sensitivity and the roundoff noise gain [9] , [6] and greatly improve the overall numerical robustness.
III. RESIDUE NUMBER SYSTEM IMPLEMENTATION

A. Introduction to RNS
A Residue Number System is defined by a base of co-prime numbers {mo, ... , m n }, and allows to represent integers lower n than M = II mi with their residues modulo mi. Thus, X < i=O M is represented by (xo, ... , x n) with, Xi = IXlm; = X mod mi · In these systems, operations like additions or multiplications are modular operations independently performed on each mod ulus (also called channel), and the result is given modulo M. Thus, calculus are distributed on small values and computed in parallel. Summation of products, as in DSP filters, are welcome for this numeration system. However, the magnitude and the parity of a RNS number can not be obtained easily. As a consequence, general division and scaling remain costly operations compared to additions and multiplications: a conversion, or a partial conversion into a radix system is generally necessary. The conversion from RNS to binary uses the Chinese Remainder Theorem reconstruction (close to Lagrange interpolation), or the Mixed Radix System (MRS) which looks like Newton interpolation. We depict here the MRS version used in this paper. In this algorithm, the digits (i of a mixed radix number XMRS are computed from the residues Xi of a RNS number X and where the modular inverse of mi modulo mj is noted mi l mod mj.
We just have to evaluate X in the wished radix system with the Horner's scheme :
B. Scaling and fixed-point representation in RNS In this paper, we deal with DSP filter based on fixed point notation (Algorithms 2 and 1), using RNS arithmetic. The computations are performed using integer with scaling function for maintaining the fixed position of the dot. Addi tions and multiplications are directly performed in RNS. The impact of the scaling in RNS can be soften by choosing an RNS base simplifying this operation. Thus, we consider bases B = {mo, mI, ... , m n } where elements are co-prime and of the form mo = 2k and mi = 2k ± Ci, i = l..n [11]. The Ci are selected such that the mixed radix conversion is done only with few shift-and-add operations. We assume that the precision required for the accumulation register is lower than
Scaling: Let consider the RNS number X (xo, ... , x n) and the integer scaling factor T = 2t. We want to compute Y = l?f J, which is equivalent to Y = x -tX1T As the exact division by an integer T is performed in RNS by multiplying by its modular inverse ITIAl, we compute:
The value of IX IT is obtained, for each channel of the residue system, directly from the residue modulo mo for t < k. Hence, if T < mi and t < k, we have:
However, as computing equation (7) is not possible for channel mo, the modular inverse of 2t modulo 2k does not exist. Thus, the construction of IYlm o requires a partial conversion using the MRS scheme.
Finally, the scaling operation X » t for t S k, is performed as follow :
2) for i = 1 to n do ai +-(ai -r) x (2-t mod mi) 3) MR conversion «(0, (I, ... , (n) +-(xo, XI, ... , x n)
We are considering a 6th-order Butterworth filter, which transfer function is given by the matlab command butter(6,O.125) (see eq. 9).
h(z)
_ 10 -5 (2.883% 6 +17 .30% 5 +43.24% 4 +57.65% 3 +43. 24% 2 +17 .30z+2.883) -z6 -4.485z5 +8.529z4 -8. 779z3+5.148%2 -1.628%+0.2166
(9) We also consider two different realizations, the Direct Form I (see eq. (2)), that directly uses the transfer function coefficients and the pDFIlt, presented in section II, which parameters h'i) and (�i) have been optimized to minimize the Finite Wordlength effects [6] .
In order to be implemented, the coefficients should be replaced by their fixed-point approximations. The figure 3 exhibits the difference between the transfer function hand its fixed-point version h t in function of the coefficients' wordlength. It is interesting to notice that the pDFIIt form requires at least 5 bit-coefficients to approximate the ideal . .
number of bits A. Implementation
In order to simplify both modular operations on each channel and the conversion, the residue base {mo = 2 k , m 1 = 2k -1, m2 = 2k + I} is used here. The following algorithm is used
The two structures have both been implemented on FPGA, using fixed-point arithmetic and RNS. The designs have been described in VHDL, targeting the Xilinx Virtex4 FPGA familly. The designs have been synthetized, placed and routed using the Xilinx ISE design suite. For the RNS implementa tions, we used the modular adders described in [12] .
Direct Form I
This realization is given by the fixed-point algorithm 2, with I8-bit coefficients, I8-bit variables and 36-bit additions. The constant multiplications are performed by shifts and additions [13] , [14] . The same multiplication scheme is used in fixed point and RNS implementations. RNS version uses the base {4096, 4095, 4097}, with k = 12. 
B. Results
The delay and area of the implemented designs are summa rized in table I. Firstly, it appears that despite more additions and multiplications, both the RNS and fixed-point pDFIIt outperform the DFI realization with the same arithmetic. This gain is due to the small size of the operands in the pDFIlt algorithm. This small size allows to choose a small RNS base and thus to tabulate the constant multipliers, reducing the size of the RNS implementation by 13%.
Secondly, the RNS designs appear to be larger and slower than fixed-point designs. We observe that the FPGA tech nology gives little benefit to RNS operators. Indeed, in this technology, the fastest and smallest adders are ripple carry adders. More preciselly, Xilinx architecture provides a fast carry propagation mechanism which makes this kind of adder efficient.
As a consequence, splitting adders into three smaller adders working in parallel gives no reduction on the overall size, making RNS adders larger than binary adders. Furthermore, the carry propagation logic is so fast, that the size of the input size has a reduced impact on the delay. For instance, the delay of a 5-bit adder is 6.6ns while it is 7.1 ns for a I5-bit adder. Thus, the gain expected on the delay by reducing the operand size with RNS arithemtic is quite null.
Finally, the scaling operation in RNS has a cost similar to a RNS addition. However, it has an important impact on the size and the delay of the RNS designs. Then, for k = 3, we can consider the RNS base B = (5, 9, 7, 11) with M = 3465> 2 11 and mo = 23. Here clearly look-up tables are welcome. With this kind of implementation we can expect an interesting gain, both in terms of time and area. This approach will be developed in detail in further works. The pDirect Form H transposed which gives smaller and faster filter designs in fixed-point arithmetic, is also very inter esting in RNS. Our first experimentations with non optimized operators, give some hopeful results concerning the delay (Tab. I). About the area some improvements are expected, such as an implementation with four moduli that should be more appropriate.
If we consider the RNS implementation of FIR [5] , we note that the use of very small moduli seems to be a good strategy. We observe that FIR does not need scaling operations as for HR. In RNS the impact of this operation is very important. It may be interesting to find some scaling methods for residue bases having more moduli, so that some part of the computations may be tabulated.
Actually, the FPGA technology seems not really appropriate for RNS implementations of HR, compared to binary designs. We are confident that CMOS technology may give more interesting results.
